
Technical Notes

ARM Cortex On-Chip Trace

Contents

Contents	1
1 Trace	2
1.1 Embedded Trace Macrocell (ETM)	3
1.2 Program Trace Macrocell (PTM)	5
1.3 Instrumentation Trace Macrocell (ITM)	6
1.4 Data Watchpoint and Trace (DWT)	8

1 Trace

Cortex-based CPUs can contain none, one or more on-chip trace units which can all simultaneously be active and generate trace output. Some significant changes were introduced to the system architecture to allow for multiple trace streams to be output and captured. Cortex CPUs internally implement CoreSight component architecture which provides a way to output multiple trace streams over a single trace port.

Cortex-based CPUs can come equipped with no, one or more trace modules of different types:

ITM	- Instrumentation Trace Macrocell (software instrumentation)
DWT	- Data Watchpoint and Trace (DWT hardware event trace)
ETM	- Embedded Trace Macrocell (instruction and/or data trace)
PTM	- Program Trace Macrocell (instruction trace)
HTM	- AMBA AHB Trace Macrocell (address and data trace of AHB bus)

ITM and DWT are common on Cortex-M CPUs but not on Cortex-R or Cortex-A profiles. ITM provides “printf”-like trace ability using stimulus ports (memory mapped) to which target application can perform memory writes whose information is then output in a form of a trace packet in the ITM/DWT trace stream. DWT provides a low bandwidth focused data trace using comparators to detect memory accesses and then generate trace packets with information about memory accesses.

ETM trace module comes in a couple of versions. Cortex-M ETM variants usually don't feature data trace and own comparators. Cortex A/R ETM is usually fully featured.

PTM is mostly implemented on high performance Cortex-A devices.

HTM is an AMBA bus trace cell which can be found on some higher-end Cortex-M based CPUs. HTM provides full data trace capability to complement the Cortex-M ETM which offers only program flow trace.


Each of different trace units also incorporates its own triggering system which can make for a quite complex trigger configuration on CPUs with multiple trace units on-board.

All trace sources on Cortex based CPUs output trace information in a byte oriented stream protocol and this is the key factor that allows multiple trace sources to be output over a single trace port in a merged trace stream which is then recorded by iSYSTEM trace hardware.

1.1 Embedded Trace Macrocell (ETM)

ETM is a trace source component which outputs information stream about program execution and data accesses. It is common to all Cortex profiles (A, R and M).

winIDEA provides a dialog for ETM component configuration within Analyzer trigger configuration:



ETM dialog

Dialog is made per ETM architecture specification. Note that specific ETM implementation defines the available functionality and resources. Consult specific ETM implementation documentation for detailed information about available functionality and resources. In winIDEA the parts that are not available on ETM for selected CPU are disabled and cannot be configured in dialog.


Use 'Wizard...' for easier configuration of common trace scenarios.

			(ETM) Instruction executed
77.3	080006C6	68F860FB	FB60 str r3, [r7, #0C] (ETM) Instruction executed
77.4	080006C8	F7FF68F8	Func3 (pY); F868 ldr r0, [r7, #0C] (ETM) Instruction executed
77.5	080006CA	FF95F7FF	FFF795FF bl 080005F8 (ETM) Instruction executed
77.6	080005F8	B083B480	{ Func3 80B4 push {r7} (ETM) Instruction executed
78.0	00000000	00000000	(ETM) On-chip Trigger Event
82.0	080005FA	AF00B083	83B0 sub sp, sp, #000C (ETM) Instruction executed
82.1	080005FC	6078AF00	00AF add r7, sp, #0000 (ETM) Instruction executed
82.2	080005FE	687A6078	7860 str r0, [r7, #04] (ETM) Instruction executed
82.3	08000600	F04F687A	*pY=0; 7A68 ldr r2, [r7, #04] (ETM) Instruction executed

Example of ETM output stream in Trace window

1.2 Program Trace Macrocell (PTM)

Newer Cortex A devices features PTM instead of ETM. winIDEA trace configuration dialog provides a dialog for PTM component configuration. Note that PTM doesn't feature data trace capabilities.




PTM dialog

Parts of dialog are disabled according to the capabilities of selected CPU.

1.3 Instrumentation Trace Macrocell (ITM)

ITM module enables software instrumentation in the target application (same concept as with *printf*). Software instrumentation is performed by the target application writing application specific values into a series of ITM stimulus port registers which cause trace messages to be output over the trace port. winIDEA displays ITM output either in Trace window or terminal window. ITM with DWT is usually featured on Cortex-M devices.



ITM terminal example usage and configuration

In Trace window the stimulus register ID is shown in Address column and data written to it in Data column.

Number	Address	Data	
110.2 : 110	00000001	00000001	[ITM] Instrumentation (0x00000001) {0x1A}
113.0 : 113	00000002	00002001	[ITM] Instrumentation (0x00002001) {0x1A}
129.0 : 129	00000003	30010000	[ITM] Instrumentation (0x30010000) {0x1A}
129.2 : 129	00000001	00000001	[ITM] Instrumentation (0x00000001) {0x1A}
138.0 : 138	00000002	00002001	[ITM] Instrumentation (0x00002001) {0x1A}
148.0 : 148	00000003	30010000	[ITM] Instrumentation (0x30010000) {0x1A}
148.2 : 148	00000001	00000001	[ITM] Instrumentation (0x00000001) {0x1A}
151.0 : 151	00000002	00002001	[ITM] Instrumentation (0x00002001) {0x1A}
167.0 : 167	00000003	30010000	[ITM] Instrumentation (0x30010000) {0x1A}
167.2 : 167	00000001	00000001	[ITM] Instrumentation (0x00000001) {0x1A}
170.0 : 170	00000002	00002001	[ITM] Instrumentation (0x00002001) {0x1A}
186.0 : 186	00000003	30010000	[ITM] Instrumentation (0x30010000) {0x1A}

ITM results in the trace window

ITM module configuration is combined in a dialog with DWT configuration (see Data Watchpoint and Trace for more information).


1.4 Data Watchpoint and Trace (DWT)

DWT module provides means for generating various hardware trace events which are user configurable like hardware access breakpoints (see Access Breakpoints for more information). This is due to the same hardware comparators used for hardware access breakpoints and trace event generation.

Note: If DWT hardware comparators are used for access breakpoint operation, then they cannot be used for trace event generation at the same time.


DWT with ITM is usually featured on Cortex-M devices.

winIDEA provides a dialog for DWT configuration. It is combined with ITM configuration because the two modules are usually featured together. Not all possible options might be configurable. The set of configurable options is defined by device implementation.



DWT hardware event generation and ITM configuration

Note that access type distinction (read, write, read or write) for the DWT comparators is not supported on every device. Consult device documentation for more information on explicit access distinction.



DWT Trace and Profiler results

Disclaimer: iSYSTEM assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information herein.

© iSYSTEM. All rights reserved.